Introduction
Ferroelectric-gate field-effect-transistors (FeFETs) have met almost all requirements for 1T type memory [1] , after breakthrough [2] of long data retention by using Pt/SrBi 2 Ta 2 O 9 (SBT)/Hf-Al-O(HAO) gate stack [2, 3] . As a FeFET application, a ferroelectric-NAND (FeNAND) flash memory has been proposed [4] and low program-and erase-voltage (6-7V) and high endurance (10 8 cycles) for cell level operation [4, 5] have been demonstrated, whose essential properties are much superior to the floating-gate-type NAND of ~20V operation voltage and 10 4 endurance. Since a ferroelectric was introduced into gate stack at a rather early stage in the fabrication process, the development of fabrication process was challenging. To our best knowledge, this is the first report of FeNAND integration and characterization. Not only the erase, program, and read operations but also data retention is demonstrated in a block level. In this paper, our conventional 5μm technology was used. A pioneer work of downsizing single FeFETs to 0.3μm was reported in another conference [6] .
FeNAND Flash Memory Structure and Operation
64kb FeNAND flash memory consists of memory cell array, block and bit line (BL) select-circuits ( Fig. 1(a)-(d) ). The array has 32 blocks, and each block has 256 NAND strings. In a string, 1 select transistor (TR), 8 memory TRs, and 1 select TR are series-connected and they are controlled by the SGD-line, word-lines (WLs), and SGS-line, respectively. Each WL controls 256 TRs, constructing one page. For simplicity of the process, all TRs including BL and block select-circuits are formed by FeFETs. The gate of the memory cell is 5μm-long and 5μm-wide. The half pitches of WLs and BLs are both 5μm.
Block-erase, page-program and read were performed. At erase (E), 7V pulse was applied to the memory-array p-well and n-well outside the p-well. At program (P), program pulse (V pgm ) 7.5V and pass pulses (V pass ) 3V were given to the select WL and unselect WLs respectively, and 0V was given to the select BL for program "1" (P1) and program-inhibit BL voltage (V pibl ) 1.5V given to the unselect BL for program "0" (P0). At read (R), BL currents (I bl s) were measured by varying the select WL voltage (V read , e.g. 2→0V) under constant BL voltage (V bl ) 0.2 or 0.3V and unselect WL voltages (V unread , e.g. 2V).
Fabrication Process
The process flow is shown in Fig. 2 . Insulator HAO and ferroelectric SBT were formed by large-area-type pulselaser deposition (PLD). Pt was deposited by e-beam evaporation. Gate was formed by ion-beam etching. We performed SBT crystallization annealing, and processes for 2 interlayer insulators and 2 layers of metal wiring. The cross section photograph for array is shown in Fig. 1(e) . Figure 3 shows I d -V g curves of single FeFETs in the test element group (TEG). Figure 4 shows E/P endurance by ±7.5V and 10μs pulses for memory cell n-channel FeFET in TEG. After 10 8 cycles, no large threshold voltage (V th ) shifts appear. Figure 5 shows CMOS logic TR performances. The I d -V g curves were measured in the logic swing range from 0V to |V cc -V ss |.
Results
The fabricated die contains the same plural 64kb Fe-NAND areas. Among them two areas named A and B could be measured. Due to process problems, 1 BL bundle was bad in A and 1 WL was bad in B. Figure 6 shows initial V th distribution histogram of all 64kb cells excluding 12.5% bad cells due to 1 bad WL. The V th standard deviation () is as small as 0.051V. Figure 7 shows I bl -V read curves at read of cells of 8 strings in 1 block after E/P1. Figure 8 shows a V th distribution of 2kb cells (1 block) excluding 19% bad cells after E/P1. The difference of the average V th after E/P1 was 0.489V that was 3.9 times the standard-deviation sum  e + p1 =0.076V+0.048V. Figure 9 shows the histograms after 1-min, 1-day and 2-day retention. For both after E and P1, the histograms after 2 days are almost identical to those after 1 day. Figure 10 shows 1 block V th retention with  after E/P1. Extrapolation of the curves indicates 10-year retention. To test "0"/"1" pattern programming, a checkered pattern was selected as shown in Fig. 11(a) . Fig. 11 (b) shows 3 histograms after E, P0 and P1 for 1 block. Fig.  11 (c) shows 2 histograms of the V th shifts (ΔV th ), bit by bit, from E to P1 and from E to P0. From Fig. 11 , we find small E/P0 distribution shift (i.e., small program disturb) and clear separation between P1/P0. All-cell-access in the 64kb FeNAND was evaluated. Figure 12 (a) and (b) show V th histograms for all 64kb cells after E/P1 for A and B areas.
Conclusions
64kb FeNAND flash memory was integrated for the first time. Block-erase, page-program and read were successfully demonstrated. Block-unit retention measured for 2 days indicated 10-year retention. Because of low operation voltage of 7.5V and high endurance of 10 8 cycles, FeNAND flash memory is suitable for application to high-end enterprise-type solid state drives. 
